



ISSN:1991-8178

Australian Journal of Basic and Applied Sciences

Journal home page: www.ajbasweb.com



Review on Router Design for Network on Chip

¹V.A.Saravanan and ²Dr.K.Paramasivam

¹ Assistant Professor, ECE department, Sri Shakthi Institute of Engineering and Technology, Coimbatore.

² Professor, ECE department. KSR college of Engineering, Thiruchengode.

ARTICLE INFO

Article history:

Received 12 October 2014

Received in revised form 26 December 2014

Accepted 25 January 2015

Available online 25 February 2015

Keywords:

Arbiter, Network on Chip, complex system-on-chip, bandwidth-aware adaptive routing, Latency.

ABSTRACT

Background: With advancement in the technology on chip communication, A Network-on-chip (NoC) is a new paradigm in complex system-on-chip (SoC) designs that provide efficient on chip communication networks. For efficient communication between devices of NoC, routers are needed. It allows scalable communication and allows decoupling of communication and computation. The data is routed through the networks in terms of packets. The routing of data is mainly done by routers. So the architecture of router must be an efficient one with a lower latency and higher Objective: This paper reviews different router architectures for a network on chip communication. Results: The use of router facilitated higher throughput as required for dealing with complexity of modern systems. This survey mainly focused on the uses of contention information and bandwidth space occupancy to make routing decision at runtime during application execution time. Conclusion: The review on routing control concept and the VLSI (Very large scale integration) micro architecture of the NoC routers are also presented and it is mainly focused on the router design parameters on both system level including traffic pattern, network topology and routing algorithm, and architecture level including arbitration algorithm and buffer mechanism.

© 2015 AENSI Publisher All rights reserved.

To Cite This Article: V.A.Saravanan and Dr.K.Paramasivam., Review on Router Design for Network on Chip. *Aust. J. Basic & Appl. Sci.*, 9(7): 15-22, 2015

INTRODUCTION

Recently Networks on Chip (NoC) is taking part in important role in development in VLSI. Increasing levels of integration resulted in systems with differing kinds of applications, every having its own I/O traffic characteristics. Since the first days of VLSI, communication at intervals the chip dominated the die space and settled clock speed and power consumption. Exploitation buses are changing into less fascinating, particularly with the ever growing complexness of single-die digital computer systems. As a consequence, the most feature of intelligence officer is that the use of networking technology to ascertain information exchanges at intervals the chip. All links in intelligence officer is at the same time used for information transmission, that provides a high level of correspondence and makes it engaging to switch the standard communication architectures like shared buses or point-to-point dedicated wires (Gordon E Moore, 19 April 1965). Excluding turnout, intelligence officer platform is ascendable and has the potential to stay up with the pace of technology advances. Intelligence officer network is modeled as a graph wherever in nodes, process components and edges

square measure the connective links of the process components. Fig.1. shows the essential intelligence officer design, it essentially includes process part (PE), router. Every alphabetic character is connected to metallic element that connects the alphabetic character to an area router. Once a packet was sent from a supply alphabetic character to a destination alphabetic character, the packet is forwarded hop by hop mount the network via the choice created by every router. Like in the other network, router is that the most significant part for the planning of communication back bone of a intelligence officer system. In a very packet switched network, the practicality of the router is to forward associate degree incoming packet to the destination resource if it's directly connected thereto, or to forward the packet to a different router connected thereto. Its vital style that style} of a intelligence officer router ought to be as easy as potential as a result of implementation value will increase with a rise within the design complexness of a router (International Technology Roadmap for Semiconductors, report 2012). The most advantage of system on chip is low power consumption, lower cost

And higher reliableness than the multi-chip systems it's replaced. However the transition to

Corresponding Author: V.A.Saravanan, Assistant Professor, ECE department, Sri Shakthi Institute of Engineering and Technology, Coimbatore.
E-mail: saravanan.research01@gmail.com

system on chip technology was baby-faced with several challenges. Firstly, quantifiability of the system. It's very a massive task to scale down giant pc systems to the dimensions of element die. The physical dimensions of assorted elements, their inductive and electrical phenomenon effects on different elements got to be taken care of. Secondly, it's troublesome to keep up world synchronization as systems are exploitation different clock signals. Thirdly, the no uniformity of the full package wherever systems with different library files, packages, writing languages and dimensions got to be packaged along. Fourthly, the problems in interconnection of the systems (Resve Saleh, Shahriar Mirabbasi, AlanHu, Mark Greenstreet, Guy Lemieux, Partha Pratim Pande, Cristian Grecu, and Andre Ivanov, Jun. 2006 and R. Rajsuman, 2000.) Usually, the interconnection design relies on dedicated wires or shared busses. If a system encompasses a restricted variety of cores then dedicated wire design is effective. Because the system complexness grows the quantity of wires round the core additionally will increase. Therefore, dedicated wires have poor reusability and suppleness. A shared bus could be a set of wires that is common to multiple cores. The approach of shared bus is

additional versatile and is completely reusable, however it permits only 1 communication dealings at a time, all cores share an equivalent communication information measure within the system and its quantifiability is restricted to few dozen informatics cores. Therefore quantifiability could be a major drawback with buses. It's the problems in interconnection that made-up the method for brand new paradigm in communication referred to as the Network-on-chip (NoC). Intelligence officer design has been planned as a high performance, ascendable and power economical various to the bus primarily based design. It solves the quantifiability drawback by supporting multiple synchronic connections with numerous systems. The systems that square measure interconnected with a network on chip is simply interchanged with different systems with any informatics cores of any merchant offered within the market. The intelligence officer separates the communication half from the computation half for system simplicity and is ideally fitted to integrated systems. Intelligence officer will beware of the communication give up utmost ease with none interference within the computation half (Tobias Bjerregaard and Shankar Mahadevan, 2006 and Luca Benini and Giovanni De Micheli, 2002.)




Fig. 1: Basic Networks on Chip architecture with mesh topology.

After the configuration and interconnection the opposite major space of concern within the SoC style is that the implementation. Today the implementation is completed exploitation Field Programmable Gate Arrays (FPGAs). The benefits of FPGAs square measure the lower time to plug, lower development value, less producing steps and extremely appropriate for analysis activities.

Routing Algorithms:

Routing methods for network decides the path for data transfer to the destination point. The overview of some methods is provided below. Fig.2. the FIFO based router architecture (Rickard Holmark and Magnus Hgberg, Jan 2002 Electronics.)

The building blocks of router consist of mainly three parts:

A. Registers B. Demultiplexers C. First in First out Registers D. Schedulers:

8-bit register:

The register encompasses a positive edge clock, a vigorous high clock change and a vigorous high asynchronous reset. The output of the register is that the input of the demultiplexer. the info input to the register is transferred to the output port at the positive fringe of the clock if and provided that the change is one and therefore the reset is zero. If the reset is one, then the output port of the register is about to zeros. If the change is zero, then the output port keeps its current price. (Muhammad Ali, Michael Welzl, and Martin Zwicknagl, July 2008.)

1-to-8 8-bit Demultiplexer:

The demultiplexer directs the input to the right output port in line with the choose signal. The choose signal is taken because the initial 3 bits of the input file. The demultiplexer additionally has associate degree change. If this change is about to one, then

the input file is transferred to the acceptable output port and therefore the corresponding write change is about to one, whereas the opposite output ports and writes permits square measure set to zeros. If the

change signal is zero, then the output ports and therefore the write permits square measure ready to zeros.




Fig. 2: shows the internal architecture of the designed router.

FIFO Unit:

The first in first out unit consists of 2 parts; RAM memory and first in first out management. The first in first out receives browse and write requests from RReq and WReq signals severally. Once the first in first out is full, write operations square measure disabled and once it's empty, browse operations square measure disabled. The first in first out empty flag is about to high once the first in first out is empty and full flag is about to high once the first in first out is full.

RAM:

The write and skim operations within the memory square measure synchronized with the memory clock input (Clk). If (Clk) is rising and (Wr Enable) is one, then the input file word (D in) is written to the memory location with address Addr. If (Clk) is rising and (Rd Enable) is one, then the output information word (D out) is browse from the memory location with the address (Addr). The input bus (Datain) of the first in first out is that the input bus of the RAM (D in), whereas the output bus (Dataout) of the first in first out is that the output bus of the RAM (D out). The dimension of all the info ports is eight bits. once the memory is reset asynchronously by the reset signal (Rst), all its locations become zeros and its output (D out) is about to zeros similarly.

FIFO Controller:

The first in first out controller receives browse and write requests from the (R Req) and (W Req) signals severally. It checks the validity of the browse or write operations and generates valid signals on (Read En) or (Write En) ports. Then it outputs the corresponding browse or write address on (Add Output). The (Read En) and (Write En) ports square measure connected to the (Rd Enable) and (Wr Enable) ports of the RAM, severally. The (Add Output) port is connected to the (Addr) port of the RAM.

Schedular:

The hardware used here could be a spherical robin hardware that uses the spherical robin formula. It assumes that everyone information square measure equally valid for choice. The formula lets each active information flow that has information packets within the queue to require turns in transferring packets on a shared channel in a very sporadically perennial order. The port through that the info comes at the current instance ought to have very cheap priority at successive spherical of programming. The outputs RR1, RR2, RR3, RR4 and RR5 square measure accustomed indicate successive port to be browse and that they square measure additional connected to the browse request ports within the corresponding first in first out.

Design of a Crossbar Primarily Based Router: Crossbar Primarily Based Router Design:

The router design consists of first in first out, crossbar switch and arbiter. This design has less variety of first in

First out buffers compared to the previous design. Thus it takes terribly less space. Every block of the design is as Explained below.

First in first out Buffer

In this design the packets in transit square measure keep in a very buffer. Every input channel encompasses a first in first out buffer of depth four and eight bit information dimension and management logic. The first in first out controller receives the packet from the output port of the adjacent router, stores them in buffer and manages the flow twenty five management between adjacent routers. The entire transmission of information happens once the buffer of that channel isn't full. (M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, Feb. 2004.) The output of the first in first out buffer is given to the crossbar switch that switches the info to the corresponding output port.

The first in first out controller selects the last 3 bits of the input file which is given to the arbiter which

can grant the info counting on the varied signals.




Fig. 2: Router design II .

Crossbar switch:




Fig. 3: Internal structure of crossbar.

The crossbar switch of a router is that the heart of the router information path. It switches the info from the input port to the output port doing the essence of the router performs. The inner structure of a crossbar consists of associate degree array of multiplexers. During this design it consists of 5 5:1 multiplexers. The 5 multiplexers have 5 forty bit information as input. All the 5 inputs square measure connected to any or all the 5 multiplexers. The info to be forwarded to the output depends on the choose lines. The choose lines square measure generated by the arbiter counting on the request signals. There square measure 5 choose lines of 3 bit dimension to pick one in every of the 5 ports. Therefore the output of every electronic device depends on the choose line of that electronic device. (Refer Fig.3.)(Israel Cidon and Idit Keidar, July 2009.).To style a crossbar that switches at high frequency and low power is one in every of the most challenges of router design. The crossbar is created to figure quicker by duration it at a better frequency than the remainder of the router style. By creating the speed of the crossbar quicker additional information packets is sent.

The arbiter is for dominant the arbitration of ports and to resolve the competition problems (Xin Wang, Tapani Ahonen, and Jari Nurmi, Oct. 2007.)It is aware of this standing of all the ports, that ports square measure free, that ports square measure human action with one another and within which ports the info competition will occur. Packets of same priority and destined for an equivalent port is scheduled by a spherical robin formula. The arbiter will unharness the output port that is connected to the

crossbar once it finishes the info twenty seven. (Refer Fig.4.).Transmission in this specific port. Then the port is allotted to successive awaiting port within the queue. The arbiter generates associate degree signal of 3 bit that is given to the choose line of the crossbar for choosing the corresponding port. It's these 3 bits that determines the info that comes within the output port of the router. The internal structure of the arbiter encompasses a D flip flop, ring counter, 5 priority logic blocks and 5 input OR gates. In logic styles flip flops square measure accustomed produce easy finite state machines. The ring counter could be a counter wherever easy shift registers square measure connected in cascade to every different. The output of the last flip flop is connected because the input to the primary flips flop. the info pattern can flow into as long because the clock pulses square measure applied. Within the arbiter it's the ring counter that selects the incoming requests in spherical robin method and offers it to the priority logic block. The practicality of the priority logic block is comparable to a priority encoder while not output secret writing. Since every block has totally different order of inputs the priority of chosen signals varies with the chosen block. With a round-robin arbiter, the last request to be maintained can have very cheap priority within the next spherical of arbitration. (Ahmed A. El Badry and Mohamed A. Abd El Ghany, Sep. 2012.)

CDMA Router Design:

The CDMA router design has six basic useful blocks.

- a. FIFO Buffer
- b. Walsh Code Generator
- c. Scheduler
- d. Modulator
- e. Code Adder
- f. detector

The input file packets from totally different input ports square measure keep in first in first out buffer of depth four. The info packet that is of eight bits consists of 3 bit destination address, 3 bit supply address and

Arbiter:




Fig. 4: Internal structure of arbiter .




Fig. 5: CDMA Router Design.

(Refer Fig.5.)By choosing the Walsh code of upper dimension the quantity of cores connected to the router is redoubled. This makes the CDMA router additional ascendable (Anant W. Hinganikar, Mahendra A. Gaikwad and Rajendra M. Patrikar, Jun. 2012 and Daewook Kim, Manho Kim and Gerald E. Sobelman, July 2004 and Daewook Kim, Manho Kim and Gerald E. Sobelman, "Jun, 2005.)

First in First out Buffer:

While several network switches use output buffering to avoid head-of-line (HOL) obstruction, input buffering is employed during this style attributable to its simplicity. Input buffering has lower complexness and lower value of implementation. For associate degree N by N switch matrix, within the case of input buffering the switch matrix and therefore the memory got to run as quick because the line rate, whereas the output buffering has got to run N times as quick because the line rate. The dimension of every buffer is capable the packet length and every buffer will hold four packets. Store and forward routing is employed for simplicity of implementation.

Walsh Code Generator:

The spreading code employed in this style is that the 8-chip walsh code. it's the sole code that satisfies each orthogonal and balance properties. thus it's used wide in CDMA primarily based intelligence officer architectures.

Scheduler:

The hardware uses the idea of virtual output queue. The virtual output queue is employed to deal with the matter of head of line obstruction that happens in communication systems.

The virtual output queue means the queue can truly be at the input however it looks as if the queues square measure at the output. In switch architectures the queue is either at the input facet or the output facet. however the input queue suffers from head of line (HOL) obstruction that limits the

throughput of the design. once one queue is maintained within the input port, the packet within the front of the queue will block the traversal of the packets behind it if its output port is busy. thus albeit the output ports of the opposite packets square

measure free they can not traverse within the network as a result of the packet at the pinnacle of the queue are obstruction them. In virtual output queue every input port maintains a separate queue for every output port [30]. in situ of 1 queue N queues square measure maintained at every input port if there square measure N input ports. For associate degree N port switch the buffer memory speed should operate at N times the link speed so as to forestall packet loss. The case of N times happens once N-1 input ports all at the same time transfer a packet to the one output port. therefore the turnout of the network will increase. The virtual output queue can do 100% turnout performance with an efficient programing formula. 4.7

Modulator:

The American state block receives a packet from the buffer and examines its destination field. American state then selects the Walsh codeword that corresponds to the present destination. The MOD block modulates the payload bits with the chosen codeword. In different words, every payload bit is unfold by modulation with the codeword.

Code Adder:

All of the modulated information from the seven resources square measure summed along within the code adder. The summation vary of every code word chip is therefore from zero to seven. the inner design consists of cascaded full adders. The summation result's then sent to the detector.

Detector:

The detector recovers the initial information from the summed and unfolds information. the small print of the reception procedure square measure as given within the following formula. as an example, assume that resource four (R4) needs to send slightly zero with Walsh code C4, that is [0 zero zero zero one one one 1], which the opposite six resources additionally send zero or one at the same time in a very similar manner. once the code adder sums all of the modulated signals returning from all seven resources, the summed price P is [3 zero three a pair of a pair of three four 3]. The detector module initial doubles every digit, leading to [6 zero half dozen four four half dozen eight 6]. The bits of code word $X[i]$ confirm however the choice are created. If the little bit of the codeword is '0', $2P-N$ is employed within the call, whereas $-2P+N$ is employed once the codeword bit is '1'. during this example, these steps would lead to [-2 -8 -2 -4 four a pair of zero 2]. Then, upon adding up all of those values, we've got a results of -8, that we tend to divide by N, i.e. eight in our case. Therefore, the ultimate price is -1. From the reception formula, we might properly confirm that the initial information was a '0' as a result of it's capable -1. By continuance this method, we will recover all of the initial information that was sent.

Adjustive Routing Choice Functions:

Five router implementations supported data that square measure thought-about to form routing call and supported the perspective of our intelligence officer micro architecture are conferred. The 3 thought-about data square measure represented within the following: Identity (ID) slot occupancy (the variety of free ID slots). (Refer Fig.6.) (Faizal Arya Samman, Member, IEEE, Thomas Hollstein, Member, IEEE, and Manfred Glesner, Fellow, IEEE,july 2013).

This data is referred to as additionally as competition data of associate degree output port, i.e., the quantity of messages that have happy (competed) to this point to access the output port. Since our router will interleave totally different hollow messages at flit-level within the same link while not exploitation VCs, then the quantity of reserved ID slots can represent the quantity of the hollow messages that are mixed within the outgoing link.

BW house occupancy (the variety of free war space). This data is referred to as additionally as BW-Reservation data of associate degree output port, i.e., the quantity of war areas that are reserved by messages to access the output port. Buffer house occupancy (the variety of information queue in a very first in first out buffer). This data is referred to as additionally as CI of associate degree output port, i.e., the queue length within the first in first out buffer at the input port of successive neighbor switch connected on to the output port.

BW-ID Version:

This image uses 2 data signals to form routing selections. The primary prioritized signal is that the variety of the reserved information measure areas, and therefore the other is that the variety of used ID slots (ID slot occupancy). This adjustive routing strategy is referred to as a Contention- and BWA adjustive Routing choice Strategy. Messages square measure routed to associate degree output direction having less reserved information measure areas. If the numbers of the reserved

BW areas between 2 output ports square measure equal, then the second prioritized signal is employed, i.e., the quantity of reserved ID slots. Once the numbers of the reserved war areas between the choice output ports square measure equal, the messages square measure then routed to associate degree output direction having less reserved ID slots.

Performance analysis:

The four architectures (FIFO Router, Crossbar Router, CDMA Router, BW-ID Router) measure compared with one another for numerous performance parameters and therefore the results square measure as mentioned below.

Latency:

It is that the live of your time delay within the system. In a very packet switched network it's the time taken by the info packet to maneuver from the supply port to the destination port. In a very network a packet are forwarded over several links. Every link won't forward a packet till it's received all the info packets. This causes delay in transmission of a packet. Then queuing delay happens once totally different packets square measure vying for an

equivalent port. Then process delay additionally happens to a packet in traversal once it's to travel through totally different entities. These contribute to the latency incurred to a knowledge packet. Latency limits the full information measure of a network within the five architectures all of them have totally different latencies. Within the initial design the latency is totally different for various ports. (Refer.Table.1.and Fig.7.)




Fig. 6: Adjustive Routing Choice Functions.

Power analysis:

Power estimation and analysis become even additional vital as FPGAs increase in logic capability and performance by migrating to smaller method geometries. Total power in associate FPGA is that the total of Two parts

Static power- Static power results primarily from semiconductor unit outpouring current within the device. outpouring current is either from source-to-drain or through the gate chemical compound, and exists even once the semiconductor unit is logically "OFF".

Dynamic power - Dynamic power is related to style activity and change events within the core or I/O of the device. Dynamic power is set by node capacitance, offer voltage, and change frequency. The accuracy of the Xilinx Power Tools depends on 2 primary components:

- Device information models and device characterization integrated into the tools
- Inputs accurately entered by the user into the tools.

Power Estimation exploitation XPE (XPower Estimator using PlanAhead 13.2) For correct

estimates of your application, enter realistic info that is as complete as attainable. Modeling Diamond Statefinite(an explicit} facet of the de check in a way that's too conservative or that lacks comfortable data of the planning may result in impractical estimatesThe power consumption of the existing method has in turn enhanced the on-chip power due to high increase in static power, it has to be overcome by BW-ID router by reducing the switching the activity of the gate by optimizing procedure which has mentioned above. (Refer.Table.1.and Fig.7.)

Area:

The earlier subsection showed that the performance of the proposed design BW-ID router is much faster than the plain conventional version, as mentioned numerous times; this is compensated with a clear savings in area. To study this, the three designs have been implemented in VHDL and synthesized, for different values of N.The conclusions on the area results are given as follows. (Refer.Table.1.and Fig.7.)

Table 1: Comparison on optimizing parameter (Ares, power and Latency).

Routing architectures	Area(LUT)	Power(mW)	Delay(ps)
FIFO router	550	4814	1607
CROSSBAR router	149	3337	1580
CDMA router	771	4025	1177
BW-ID router	395	3141	1214

Conclusion:

The main focus of our current analysis was aimed toward associate degree economical style of a router for intelligence officer applications. The router is that the most significant part since it determines numerous network parameters like latency, turnout and delay. During this project we tend to went through four totally different router architectures. The coming up with has been done exploitation the

hardware description language VHDL in XILINX ISE tool. Its FPGA implementation is completed and its useful model is additionally verified. After analyzing the four designs we tend to terminated that the FQ-ID based routing architecture performs higher than the opposite four. Its constant delay, constant latency, and high turnout. It's synchronic transmission which supplies it more flexibility over

the opposite four architectures and it's less error prone.




Fig. 7: Graphical Comparison on optimizing parameter (Area, power and Latency).

REFERENCES

- Gordon, E., Moore, 1965. "Cramming more components onto integrated circuits," *Electronics*, 38(8): 114-117.
- International Technology Roadmap for Semiconductors, report 2012.
- Resve Saleh, Shahriar Mirabbasi, Alan Hu, Mark Greenstreet, Guy Lemieux, Partha Pratim Pande, Cristian Grecu and Andre Ivanov, 2006. "System-on-Chip: Reuse and Integration," *Proceedings of the IEEE*, 94: 6.
- Rajsuman, R., 2000. *System-on-a-Chip Design and Test*, Boston, MA: Kluwer.
- Tobias Bjerregaard and Shankar Mahadevan, 2006. "A Survey of Research and Practices of Network-on-Chip," *ACM Computing Surveys*, 38(1): 1-51.
- Luca Benini and Giovanni De Micheli, 2002. "Networks on chips: a new SoC paradigm," *Comput.*, 35(1): 70-78.
- Rickard Holsmark and Magnus Hgberg, 2002. "Modelling and Prototyping of a Network on Chip," *Master of Science Thesis, Electronics*.
- Muhammad Ali, Michael Welzl and Martin Zwicknagl, 2008. "Networks on Chips: Scalable Interconnects for Future Systems on Chips," *4th European Conference on Circuits and Systems for Communications*, 240-245.
- Pirretti, M., G.M. Link, R.R. Brooks, N. Vijaykrishnan, M. Kandemir and M.J. Irwin, 2004. "Fault tolerant algorithms for network-on-chip interconnect," *Proceedings. IEEE Computer society Annual Symposium on VLSI*, 46-51.
- Israel Cidon and Idit Keidar, 2009. "Zooming in on network-on-chip architectures," *16th international conference on Structural Information and Communication Complexity*.
- Xin Wang, Tapani Ahonen and Jari Nurmi, 2007. "Applying CDMA Technique to Network-on-Chip," *IEEE Trans. VLSI Syst.*, 15-10.
- Ahmed, A., El Badry and Mohamed A. Abd El Ghany, 2012. "A CDMA Based Scalable Hierarchical Architecture for Network-On-Chip," *IJCSI International Journal of Computer Science Issues*, 9(5): 2.
- Anant, W., Hinganikar, Mahendra A. Gaikwad and Rajendra M. Patrikar, 2012. "Performance Evaluation Of CDMA Router For Network - On - Chip," *International Journal of VLSI design & Communication Systems (VLSICS)*, 3-3.
- Daewook Kim, Manho Kim and Gerald E. Sobelman, 2004. "CDMA Based Network On Chip Architecture," *IEEE Asia Pacific Conference on Circuits and Systems*, 137-140.
- Faizal Arya Samman, Member, IEEE, Thomas Hollstein, Member, IEEE and Manfred Glesner, 2013. Fellow, IEEE, "Runtime Contention and Bandwidth-Aware Adaptive Routing Selection Strategies for Networks-on-Chip", *IEEE transactions on parallel and distributed systems*, 24(7): 182-186.