



AENSI Journals

Australian Journal of Basic and Applied Sciences

ISSN:1991-8178

Journal home page: www.ajbasweb.com



## Binary-Aware Symmetric (BAS) High Performance SOI SRAM Cell Design

<sup>1</sup>C.M.R. Prabhu and <sup>2</sup>Ajay Kumar Singh

<sup>1</sup>Faculty of Engineering & Technology, Multimedia University, Jalan Ayer Keroh Lama, 75450 Melaka, Malaysia.

<sup>2</sup>Faculty of Engineering & Technology, Multimedia University, Jalan Ayer Keroh Lama, 75450 Melaka, Malaysia.

### ARTICLE INFO

#### Article history:

Received 19 August 2014

Received in revised form

19 September 2014

Accepted 29 September 2014

Available online 18 November 2014

#### Keywords:

Static random access memory, PD-SOI, Write power, Write/read Performance and Static noise margin.

### ABSTRACT

**Background:** Static random access memory (SRAM) represent a major portion of chip, and it is expected to increase in portable devices and high performance processors in the future. To achieve high performance and low power consumption, the feature size of CMOS devices has been dramatically scaled to smaller dimensions. Therefore, nowadays, Silicon On Insulator (SOI) technology is broadly used in IC designs. To establish larger reliability and longer battery life for portable application, low power SRAM array is necessary. **Objective:** To propose new partially depleted SOI Binary-Aware Symmetric SRAM architecture to reduce the power consumption because write power consumption in any SRAM cell is a significant portion of the overall power consumption due to large voltage swing in the large bit lines. **Results:** The simulated result shows that the write power of the proposed cell is reduced approximately 36% at 0.9V and 47.62% at 1.2V compared to the 6T cell due to lower discharging activity at bit lines. Both static noise margin and read access delay are maintained same as the 6T cell after carefully sizing of all the transistors. **Conclusion:** In the proposed cell, the write circuit does not discharge for any write operation and hence the write activity factor of the discharging BL is less than “1” which makes the proposed cell more power efficient during write operations compared with the conventional cell.

© 2014 AENSI Publisher All rights reserved.

**To Cite This Article:** C.M.R. Prabhu and Ajay Kumar Singh, Binary-Aware Symmetric (BAS) High Performance SOI SRAM Cell Design. *Aust. J. Basic & Appl. Sci.*, 8(18): 8-13, 2014

## INTRODUCTION

SRAM represents a large portion of the chip and it is expected to increase in future in both portable devices and high-performance processors. To achieve high performance and low power consumption, the feature size of CMOS devices has been dramatically scaled to smaller dimensions. Therefore, nowadays, Silicon On Insulator (SOI) technology is broadly used in IC designs. Its performance is merited with low power dissipation, low noise, high rejection to radiation, and no latch-up effect in contrast with conventional CMOS cell (Jacob, J.B *et al.*, 1998, Francis, P *et al.*, 1992, and Bruel, M, 1995). Thus, SRAM cell's performance can be enhanced based on SOI technology. Some SRAM circuits are proposed based on circuit level modification, but their stabilities are always poor whereas others are based on devices modifications with complicated processes involved (Lage, M *et al.*, 1996, Noda, K *et al.*, 2001, Thomas, O *et al.*, 2003, Thomas, O *et al.*, 2005, and Semenov, O *et al.*, 2002). Over the years, power reduction requirement in SRAM has undergone tremendous advancement (Kim, C.H *et al.*, 2005, Peter Geens *et al.*, 2005, Yamaoka, M *et al.*, 2006, Inaba, S *et al.*, 2006, and Amrutur, B *et al.*, 1994). Cache accesses include read and write operations. Because cache read occurs more frequently than the write, especially for the instruction cache, most low-power techniques focus on reducing the cache read power. However, the write power usually larger than the read power due to large power dissipation in driving the long bit lines to full swing. The power dissipated in bitlines represents 70% of the total SRAM power consumption during write operation. Many techniques have been proposed to reduce the write power consumption particularly by reducing the voltage swing level on the bit lines (Prabhu, C.M.R *et al.*, 2009, Chang, Y.J *et al.*, 2004, Ramy E. Aly *et al.*, 2007, and Zhiyu Liu *et al.*, 2008).

In this paper, we have proposed a new partially depleted SOI BAS SRAM to reduce power dissipation and increase performance during write operation. The pull down path of the respective inverter, in the proposed BAS SOI SRAM cell, contains an extra tail transistor whose switching behavior is controlled by the logic level at the respective bit line. During write operation, the pull down path of one of the inverter is disconnected from ground through OFF tail transistor. This facilitates the writing of the cell from “0” to “1” and vice-versa. The proposed cell is simulated in terms of write/read power consumption, write/read access delay and read stability


**Corresponding Author:** C.M.R. Prabhu, Multimedia University (Melaka), Faculty of Engineering & Technology , 75450 Melaka, Malaysia.

Ph: +606 252 3525; Fax: +606 231 6552;


E-mail: c.m.prabu@mmu.edu.my



can be performed by setting BL to “1” (BLB is complement of BL) and then asserting WL to “high”. This causes transistor N5 to turn OFF and disconnects the pull-down path of the inv.1 as shown in Fig.3 (a). This flips the node “A” to “high” without being waiting for the node B to discharge. Write “0” mode can be performed by setting BLB to “high” and asserting WL to “high” which causes N6 to turn OFF and disconnects the pull down path of the inv.2 from ground as shown in Fig. 3 (b). This flips the node B to “high” without being waiting for the node A to discharge. The write access time in the proposed BAS cell is smaller compared to the conventional 6T cell due to no discharging activity of the respective bit line. The read critical path contains three series connected transistors as shown in Fig. 4. The three series connected transistors degrade the driving capability of the cell unless these transistors are carefully sized.



**Fig. 3:** Write path (a) cell state from “0”->“1” and (b) cell state from “1”->“0”.



**Fig. 4:** Critical read path when (a) A = “0” and (b) A = “1”.

#### Simulation Results and Discussions:

This section provides the detailed analysis of the proposed BAS SOI SRAM cell in terms of write/read power consumption, delay and stability. We have simulated the proposed BAS SOI SRAM circuit and Conventional SOI SRAM circuit using SPICE and advanced BSIM4 (SOI MOSFET) model. The SPICE waveform during write operation of the proposed cell is shown in Fig. 5. Fig. 7 shows the power dissipation of BAS SOI SRAM cell and the 6T SOI SRAM cell. The proposed BAS PD SOI SRAM cell consumes at least 47.62% lower power at 1.2V supply voltage and 36% at 0.9V supply voltage compared to the conventional 6-T SOI SRAM cell. The lower power consumption during write operation is due to lower discharging activity at bit lines. Write delay is determined by using the definition as mentioned in reference (Chang, Y.J *et al.*, 2004). The write access time of BAS SOI SRAM cell under different VDD in 0.12 $\mu$ m technology is given in Table I. In the proposed SOI SRAM cell, the access delay during the write transition is improved approximately 83.61% as compared to the conventional 6T cell due to no discharging activity of the respective bit line.

The read SPICE waveform of the proposed BAS cell is shown in Fig. 6. Read delay is defined as the elapsed time from asserting WL to the sufficient bit line swing for correct data sensing (Chang, Y.J *et al.*, 2004). Because of the symmetric inverter pair in BAS SOI SRAM cell, read “1” and read “0” delay are same. The introduction of two tail transistors N5 and N6 degrades the read access delay. Fig.8 shows the variation of read delay of BAS cell and 6T cell with (W/L) ratio of the tail transistors. From Fig. 8, it is observed that selecting  $\beta_{N5} = \beta_{N6} \leq 2$  is not sufficient to maintain the read delay of purposed cell same as the conventional cell whereas  $\beta_{N5} = \beta_{N6} \leq 2.2$  strongly improves the driving capability of the proposed cell. Here  $\beta$  defines the W/L ratio of the respective transistor.




Fig. 5: SPICE waveform during write.




Fig. 6: SPICE waveform during read.





Fig. 7: Power dissipation.

The cell stability can be measured as the static noise margin (SNM). The SNM is defined as the maximum dc noise voltage required to flip the cell stored data (Ramy E. Aly *et al.*, 2007). SPICE simulation shows that the SNM of a conventional 6T SOI SRAM cell is 120mV at  $V_{DD} = 0.9V$ . The butterfly curve of BAS PD cell has symmetrical lobes which depend on the tail transistor size (see Fig 9). The SNM of the proposed cell is simulated before and after choosing (W/L) ratio of the respective tail transistors. At 0.9V, before making any enlargement in the width of the tail transistors, the SNM of the proposed cell is degraded as seen in Fig. 9(a). From simulated results it is found that the read SNM for BAS SOI SRAM cell is 225mV for ( $\beta_{N5} = \beta_{N6} \leq 2.5$ ,  $\beta_{N3} = 3$ ,  $\beta_{N1} = 1$ ) which is 1.875x better than the conventional cell. The main drawback of the proposed cell is a significant timing requirement in between the read and the write operations due to bit lines coupled transistors N5 and N6. If read operation perform slowly, the cell may lose data before read operation for unselected cells (when WL= high) when we are performing write operation on the selected cell. This can be rectified by selecting very short write pulse. The short write pulse also removes the problem in the operation of the cells which are not selected by WL but holding data.


**Table I:** Write delay with different supply voltage.

V <sub>DD</sub> in volts	Write Delay in ps	
	BAS SOI	6T SOI
0.9	41	82
1	26.5	73
1.1	14	67
1.2	10	61




**Fig. 8:** Read delay varies with different W/L ratio for different V<sub>DD</sub>

A total two metal layers are employed to design the BAS SOI SRAM cell. Fig. 10 shows the physical layout of the proposed BAS SOI SRAM cell. One of the important features of the SOI technology is that the CMOS cell-density increase due to relaxed design rule constraints between N+ and P+ diffusions. In CMOS bulk technology, the n-channel device is separated from the p-channel device by at least 12 lambda. In SOI CMOS technology, the design rule drops to only two lambda. Therefore, the proposed BAS SOI SRAM cell size is 2.64µm x 2.76µm and the conventional cell size is 2.22µm x 2.76µm size. It is important to note that the height of both cells is purposely maintained same. Compared to the conventional 6T SOI cell, the BAS SOI cell area is increased from 6.13µm<sup>2</sup> to 7.29 µm<sup>2</sup> in 0.12 µm technology. Most area overhead is introduced by the tail transistors N5 and N6 that enforces about 18.92% cell area overhead. Because, the percentage of the cell array to cache area is about 70%, the overall cache overhead is round 18.92% x 70% = 13.244% due to two extra tail transistors.



**Fig. 9:** (a) SNM (no change in W/L ratio) (b) SNM with ( $\beta_{N5} = \beta_{N6} \leq 2.5, \beta_{N3} = 3, \beta_{N1} = 1$ ).



**Fig. 10:** BAS SOI SRAM Cell Layout.

**Conclusions:**

The proposed BAS SOI SRAM cell consumes approximately 50% less write power than the conventional 6-T SOI SRAM cell. The proposed cell also provides an improved read SNM after proper adjustment of tail transistor's width. This improvement is approximately two times of the conventional 6T SRAM cell. The write access delay is lower than the conventional one whereas read access delay degrades due to tail transistors which can be compensated by choosing proper (W/L) ratio of the tail transistors. The cell occupies approximately 18.92 % more area on the chip than the conventional 6T SOI SRAM cell.

**REFERENCES**

- Amrutur, B. and M. Horowitz, 1994. Techniques to reduce power in fast wide memories," in Proc. Symp. Low Power Electronics, 92-93.
- Bruel, M., 1995. Silicon on Insulator material technology. Electronics Letter, 31(14): 1201-1202.
- Chang, Y.J., F. Lai and C. Yang, 2004. Zero-aware asymmetric SRAM cell for reducing cache power in writing zero. IEEE Trans. VLSI Systems, 12(8): 827-836.
- Etienne Sicard and Sonia Delmas Bendhia, 2007. Advanced CMOS cell Design. McGraw-Hill: CMOS Circuit Design Series, ISBN 0-07-062089-X.
- Francis, P.A., Terao, B. Gentinne, D. Flandre and J.P. Colinge, 1992. SOI technology for high-temperature application. Tech. Digest IEDM., 353.
- Inaba, S., H. Nagano, K. Miyano, I. Mizuushima, Y. Okayama, T. Nakauchi, K. Ishimaru and H. Ishiuchi, 2006. Low-power logic circuit and SRAM cell applications with silicon on depletion layer CMOS (SODEL CMOS) technology. IEEE J. Solid-State Circuits, 41(6): 1455-1462.
- Jacob, J.B., 1998. Short channel effect and delay hysteresis for 0.25 um SOI technology with minimal process changes from the bulk technology. IEEE International conference, 111-112.
- Kim, C.H., J. Kim, S. Mukhopadhyay and K. Roy, 2005. A forward body-biased low-leakage SRAM cache: Device, circuits and architecture consideration. IEEE Trans. VLSI systems, 13(13): 349-357.
- Lage, C., J.D. Hayden, C. Subramanian, 1996. Advanced SRAM technology-The race between 4T and 6T cells. IEEE IEDM, 96: 271-274.
- Noda, K., K. Matsui, Koichi Takeda and Noirtugu Nakamura, 2001. A loadless CMOS four-transistor SRAM cell in a 0.18 um logic technology. Electron Devices, IEEE Transaction, 18(12): 2851-2855.
- Peter Geens and Wim Dehaene, 2005. A small granular controlled leakage reduction system for SRAMs. Solid-State Electronics, 49: 1176-1782.
- Prabhu, C.M.R. and Ajay Kumar Singh, 2009. A proposed SRAM cell for low power consumption during write operation. Microelectronics International, 26(1): 37-42.
- Ramy E. Aly and Magdy A. Bayoumi, 2007. Low-power cache design using 7T SRAM cell. IEEE Trans. circuits and systems, 54(4): 318-322.
- Semenov, O., A. Pavlov and M. Sachdev, 2002. Sub-quarter Micron SRAM cells stability in low-voltage operation: A comparative analysis. Integrated Reliability Workshop, IEEE International on 21-24: 168-171.
- Thomas, O. and A. Amara, 2003. An SOI 4 transistors self-refresh ultra-low-voltage memory cell. Circuits and Systems, ISCAS'3 , Proceedings of the 2003 International Symposium, 5: 401-404.
- Thomas, O., A. Amara, A. Vladimirescu, 2003. Stability analysis of a 400 mV 4-transistor CMOS-SOI SRAM cell operated in subthreshold. Electron Devices and Solid-State Circuits, IEE conference on 16-18:247-250.
- Thomas, O. and A. Amara, 2005. Ultra low voltage design considerations of SOI SRAM memory cells. Circuits and Systems, ISCAS 2005, IEEE International Symposium on 23-26: 4094-4097.
- Yamaoka, M., Ryuta Tsuchiya and T. Kawahara, 2006. SRAM circuit with expanded operating margin and reduced stand-by leakage current using Thin-BOX FD-SOI transistors. IEEE J. Solid-State Circuits, 41(11): 2366-2372.
- Zhiyu Liu and Volkan Kursun, 2008. Characterization of a Novel Nine-Transistor SRAM cell. IEEE Trans. VLSI Systems, 16(4): 488-492.